Applicant: Bo Huane et al. Attorney's Docket No.: 10559-886001 / Intel Corporation P17581

Scrial No. : 10/718,283 Filed : November 19, 2003

Page : 2 of 13

Amendments to the Claims:

This listing of claims replaces all prior versions and listings of claims in the application:

Listing of Claims:

1. (Currently amended) A method comprising:

converting memory access instructions in a source code into intermediary standard formatted memory access instructions;

generating a plurality of memory access partitions containing corresponding subsets of the intermediary standard formatted memory access instructions, with the plurality of memory access partitions directed to specific memory banks;

generating a identifying matching instructions match set of instruction patterns including matches of based on comparisons of pre-defined instruction patterns to the corresponding subsets of the intermediary standard formatted memory access instructions in the plurality of memory access partitions; and

transforming the matches identified matching instructions to vector memory access instructions.

- (Original) The method of claim 1 in which converting comprises converting
 memory access instructions that read or write less than a minimum data access unit (MDAU) to
 memory access instructions that read or write a multiple of the minimum data access unit.
- (Original) The method of claim 2 in which converting further comprises transforming the memory access instructions that read or write the multiple of the minimum data access unit to a format including a base address plus an offset.

Applicant: Bo Huang et al. Attorney's Docket No.: 10559-886001 / Intel Corporation P17581

Serial No.: 10/718,283 Filed: November 19, 2003

Page : 3 of 13

4. (Previously presented) The method of claim 1 in which generating the plurality of memory access partitions comprises:

generating a data flow graph containing basic blocks including the intermediary standard formatted memory access instructions; and

for each basic block, applying a set of rules.

(Cancelled)

- (Previously presented) The method of claim 4 in which applying comprises limiting a subnode of one of the plurality of memory access partitions to a memory read or a memory write.
- (Previously presented) The method of claim 1 in which the memory banks include a static random access memory (SRAM).
- (Previously presented) The method of claim 1 in which the memory banks include a dynamic random access memory (DRAM).
- (Previously presented) The method of claim 1 in which the memory banks include a scratchpad memory.
- (Previously presented) The method of claim 1 in which the memory banks include an EEPROM.
- (Previously presented) The method of claim 1 in which the memory banks include flash memory.

Applicant: Bo Huang et al. Attorney's Docket No.: 10559-886001 / Intel Corporation P17581

Serial No.: 10/718,283 Filed: November 19.

Fried : November 19, 2003 Page : 4 of 13

 (Previously presented) The method of claim 1 in which the memory banks include a NVRAM.

- (Original) The method of claim 1 in which the instruction patterns comprise a
 pattern describing instruction semantics.
- (Original) The method of claim 1 in which the vector memory access instructions comprise single memory access instructions representing multiple memory accesses to a type of memory.

(Currently amended) A compilation method comprising:

converting source code that includes memory access instructions that read or write less than a minimum data access unit (MDAU) to intermediary code that includes memory access instructions that read or write a multiple of the minimum data access unit;

converting the memory access instructions of the intermediary code into intermediary memory access instructions that have a format including a base address plus an offset;

grouping subsets of the intermediary memory access instructions into a plurality of memory access partitions, with the plurality of memory access partitions containing intermediate memory access instructions directed to specific memory banks; and

transforming vectorizing the intermediary memory access instructions in the subsets corresponding to the plurality of memory access partitions that match <u>pre-defined</u> instruction patterns to vector memory access instructions.

16. (Previously presented) The compilation method of claim 15 in which grouping comprises:

generating a data flow graph containing basic blocks including intermediary memory access instructions; and

Attorney's Docket No.: 10559-886003 / Intel Corporation 217583

Applicant : Bo Huang et al. Serial No. : 10/718,283 Filed : November 19, 2003

Page : 5 of 13

generating subnodes in the plurality of the memory access partitions, each subnode including intermediary memory access instructions directed to the same operation in a memory bank corresponding to the respective memory access partition.

- 17. (Original) The compilation method of claim 16 in which the operation is a read.
- 18. (Original) The compilation method of claim 16 in which the operation is a write.
- (Original) The compilation method of claim 16 in which the memory bank is a static random access memory (SRAM).
- (Original) The compilation method of claim 16 in which the memory bank is a dynamic random access memory (DRAM).
- (Original) The compilation method of claim 16 in which the memory bank is a scratchpad memory.
- (Original) The compilation method of claim 16 in which the memory bank is an EEPROM.
- (Original) The compilation method of claim 16 in which the memory bank is flash memory.
- (Original) The compilation method of claim 16 in which the memory bank is NVRAM.
- (Original) The compilation method of claim 15 in which the instruction patterns comprises instruction semantics.

Attorney's Docket No.: 10559-886001 / Intel Corporation P17581

Applicans : Bo Huang et al. Serial No. : 10/718,283 Filed : November 19, 2003 Page : 6 of 13

 (Original) The compilation method of claim 25 in which the instruction semantics comprises segments.

27. (Currently amended) A computer program product, for vectorizing memory access instructions, the computer program product residing on a machine-readable medium for storing computer instructions that, when executed, cause data processing apparatus to:

convert memory access instructions residing in a source code into intermediary standard formatted memory access instructions;

generate a plurality of memory access partitions containing corresponding subsets of the intermediary standard formatted memory access instructions, with the plurality of memory access partitions directed to specific memory banks;

generate a match set of instruction patterns including matches of identify matching instruction based on comparisons of pre-defined instruction patterns to the corresponding subsets of the intermediary standard formatted memory access instructions in the plurality of memory access partitions; and

transform the matches identified matching instructions to vector memory access instructions.

- 28. (Previously presented) The computer program product of claim 27, the computer instruction that cause the data processing apparatus to convert comprise computer instructions that cause the data processing apparatus to convert memory access instructions that read or write less than a minimum data access unit to memory access instructions that read or write a multiple of the minimum data access unit.
- 29. (Previously presented) The computer program product of claim 28, the computer instruction that cause the data processing apparatus to convert memory access instructions further comprise computer instructions that cause the data processing apparatus to transform the

Attorney's Docket No.: 10559-886001 / Intel Corporation P17581

Applicant : Bo Huang et al.
Serial No. : 19/718,283
Filed : November 19, 2003

Page : 7 of 13

memory access instructions that read or write the multiple of the minimum data access unit to a format including a base address plus an offset.

30. (Previously presented) The computer program product of claim 27, the computer instruction that cause the data processing apparatus to generate partitions comprise computer instructions that cause the data processing apparatus to:

generate a data flow graph containing basic blocks including the intermediary standard formatted memory access instructions; and

generate subnodes in the plurality of memory access partitions, the subnodes including intermediary standard formatted memory access instructions directed to the same operation in the memory banks corresponding to the respective memory access partitions.